Notice of References Cited

2			
Application/Control No. 09/964,515	Applicant(s)/Patent Under Reexamination KIMURA ET AL.		
Examiner	Art Unit	D4	
A. M. Thompson	2825	Page 1 of 1	

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-6,128,768	10-2000	Но	716/5
	В	US-5,471,409	11-1995	Tani	703/14
	С	US-5,677,856	10-1997	Tani	703/13
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	Н	US-			
		US-			
_	7	US-			
-	К	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	s					
	Т					

NON-PATENT DOCUMENTS

HON-FAILNI DOCCHILINIO		
*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Zebardast et al., SP2V: Accelerating Post-Layout Spice Simulation Using Verilog Gate-Level Modeling, 2001 Canadian Conference on Electrical and Computer Engineering, pages 253-257, May 2001.
	٧	Naum et al., Automatic Functional Model Validation Between Spice and Verilog, 30 th Industry Application Conference, pages 1076-1083, October 1995.
	W	
	x	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.